

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/630,961	07/30/2003	Robert A. Corley	1-1	1792
Ryan, Mason &	7590 10/17/2007 Lewis LLP	EXAMINER		
90 Forest Aven	ue	DAVENPORT, MON CHERI S		
Locust Valley,	NY 11300		ART UNIT	PAPER NUMBER
	•	2616		
			MAIL DATE	DELIVERY MODE
	·		10/17/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

					G			
•		Application	n No.	Applicant(s)	<del>`</del>			
Office Action Summary		10/630,96	1	CORLEY ET AL.				
		Examiner		Art Unit				
		Mon Cheri	S. Davenport	2616				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply								
A SHI WHIC - Exter after - If NO - Failu Any I	ORTENED STATUTORY PERIOD FOR REF CHEVER IS LONGER, FROM THE MAILING resions of time may be available under the provisions of 37 CFR SIX (6) MONTHS from the mailing date of this communication. Period for reply is specified above, the maximum statutory period for reply within the set or extended period for reply will, by state reply received by the Office later than three months after the mand patent term adjustment. See 37 CFR 1.704(b).	DATE OF THI 1.136(a). In no ever iod will apply and will atute, cause the applic	S COMMUNICATION  It, however, may a reply be expire SIX (6) MONTHS frocation to become ABANDON	ON. timely filed m the mailing date of this cor IED (35 U.S.C. § 133).				
Status								
2a)⊠	Responsive to communication(s) filed on <u>8/3/2007</u> .  This action is <b>FINAL</b> . 2b) This action is non-final.  Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.							
Disposition of Claims								
<ul> <li>4)  Claim(s) 1-14 is/are pending in the application.</li> <li>4a) Of the above claim(s) is/are withdrawn from consideration.</li> <li>5)  Claim(s) is/are allowed.</li> <li>6)  Claim(s) 1-14 is/are rejected.</li> <li>7)  Claim(s) is/are objected to.</li> <li>8)  Claim(s) are subject to restriction and/or election requirement.</li> </ul>								
Applicati	on Papers							
10)	The specification is objected to by the Exam The drawing(s) filed on is/are: a) a Applicant may not request that any objection to t Replacement drawing sheet(s) including the corr The oath or declaration is objected to by the	accepted or b)[ the drawing(s) be rection is require	e held in abeyance. S d if the drawing(s) is o	ee 37 CFR 1.85(a). Objected to. See 37 CF				
Priority (	ınder 35 U.S.C. § 119							
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No.</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>								
				•				
2) Notice 3) Information	et(s)  ce of References Cited (PTO-892)  ce of Draftsperson's Patent Drawing Review (PTO-948)  mation Disclosure Statement(s) (PTO/SB/08)  cr No(s)/Mail Date	7	4) Interview Summa Paper No(s)/Mail 5) Notice of Informa 6) Other:	Date				

Art Unit: 2616

## Claim Rejections - 35 USC § 102

1. Claims 1-14 rejected under 35 U.S.C. 102(b) as being anticipated by Mazzola (US Patent Number 5,278,834).

Regarding claim 1 Mazzola discloses a processor comprising (see figure 1):

controller circuitry configurable to determine for a given protocol data unit received by the processor (figure, section 12, processor) whether the given protocol data unit is a single-cell protocol data unit (see figure 1, section 10, end-system processing node, see col. 7, lines 29-34, the size of the data is compared to a predetermined maximum size limit of envelope field to determine whether once the protocol layer headers are added, the result PDU would be too large to send out from the source nodes a single data unit); and

first memory circuitry internal to the processor (section 12) (see figure 1, section 14, memory, in particular section 14a, and 14b, see col. 3, lines 39-44, memory 14a, and memory 14b, is used for internal functions of processor (section 12), 14a, stores a stack of protocol layers, and 14b, has programming for a stack manager);

the processor being connectable to second memory circuitry external to the processor(see col 3, lines 42-47, stack manager is a second internal used memory, third area 14c, (reads on second memory externally, note that is located in a different area external to the processor (section 12)) of memory is the buffer pool from which message buffer are allocated);

wherein information characterizing the given protocol data unit is stored in the first memory circuitry if the given protocol data unit is a single-cell protocol data unit (see col 3-4, lines 58-25, stack 14a, permits data to be passed vertically between protocol layers, the memory buffer, stores the protocol control information which is added in the form of a header, the buffer contains a PDU big enough to be transmitted as single data unit)

wherein information characterizing the given protocol data unit is stored in the second memory circuitry if the given protocol data unit is not a single-cell protocol data unit (see col. 4, lines 11-20, a block message that is too large to be transmitted as a single block of data is presegmented and a layer header is added).

Regarding Claim 2 Mazzola discloses everything as applied above (see claim 1). In addition the processor includes:

wherein the protocol data unit comprises a packet (see col. 3, lines 33-35, the invention can be used with any packet based being that data is formatted into PDU's)

Regarding Claim 3 Mazzola discloses everything as applied above (see claim 1). In addition the processor includes:

Application/Control Number: 10/630,961

Art Unit: 2616

wherein the single-cell protocol data unit comprises a protocol data unit having a size less than or substantially equal to that of a cell-based processing unit of a switch fabric associated with the processor (see figure 1, section 10, end-system processing node, see col. 7, lines 29-34, the size of the data is compared to a predetermined maximum size limit of envelope field to determine whether once the protocol layer headers are added, the result PDU would be too large to send out from the source nodes a single data unit).

Regarding Claim 4 Mazzola discloses everything as applied above (see claim 1). In addition the processor includes:

wherein the information characterizing the given protocol data unit comprises at least one block descriptor (see col. 4, lines 8-11, the buffer contains at least part of the message data as well as headers from the protocol layers of the source stack).

Regarding Claim 5 Mazzola discloses everything as applied above (see claim 1). In addition the processor includes:

wherein the block descriptor (header) is associated with a particular data block of the given protocol data unit (see col. 4, lines 15-20, the PDU is segmented and a header is added).

Regarding Claim 6 Mazzola discloses everything as applied above (see claim 1). In addition the processor includes:

wherein the information characterizing the given protocol data unit is stored in the first memory circuitry without requiring utilization of a linked list data structure (see col. 7, lines 29-34, the size of the data is compared to a predetermined maximum size limit of envelope field to determine whether once the protocol layer headers are added, the result PDU would be too large to send out from the source nodes a single data unit).

Regarding Claim 7 Mazzola discloses everything as applied above (see claim 1). In addition the processor includes:

wherein the information characterizing the given protocol data unit is stored in the second memory circuitry utilizing a linked list data structure (see col. 7, lines 34-46, buffers are chained as linked list).

Regarding Claim 8 Mazzola discloses everything as applied above (see claim 1). In addition the processor includes:

wherein the processor is configured to provide an interface for communication of the protocol data unit between a network and a switch fabric (see figure 1, section 15, network interface).

Regarding Claim 9 Mazzola discloses everything as applied above (see claim 1). In addition the processor includes:

Application/Control Number: 10/630,961

Art Unit: 2616

wherein at least one of the first memory circuitry and the second memory circuitry further comprises a queuing and dispatch buffer memory of the processor (see figure 1, section 14b, stack manager, see col 3., lines 42-45).

Regarding Claim 10 Mazzola discloses everything as applied above (see claim 1). In addition the processor includes:

wherein at least one of the first memory circuitry and the second memory circuitry further comprises a PDU buffer memory of the processor (see figure 1, section 14c, buffer pool, see col. 3, lines 45-48).

Regarding Claim 11 Mazzola discloses everything as applied above (see claim 1). In addition the processor includes:

wherein the processor comprises a network processor (see figure 1, section 12, processor).

Regarding Claim 12 Mazzola discloses everything as applied above (see claim 1). In addition the processor includes:

wherein the processor is configured as an integrated circuit (see col. 3, lines 19-26)

Regarding Claim 13 Mazzola discloses a method for use in a processor comprising controller circuitry and first memory circuitry internal to the processor, the processor being connectable to second memory circuitry external to the processor, the method comprising the steps of (see figure 1):

determining for a given protocol data unit received by the processor whether the given protocol data unit is a single-cell protocol data unit (see col. 7, lines 29-34, the size of the data is compared to a predetermined maximum size limit of envelope field to determine whether once the protocol layer headers are added, the result PDU would be too large to send out from the source nodes a single data unit);

storing information characterizing the given protocol data unit in the first memory circuitry (see figure 1, section 14a and 14b) if the given protocol data unit is a single-cell protocol data unit (see col 3-4, lines 58-25, the memory buffer, stores the protocol control information which is added in the form of a header, the buffer contains a PDU big enough to be transmitted as single data unit); and

storing information characterizing the given protocol data unit in the second memory circuitry (see figure 1, section 14c, buffer pool) if the given protocol data unit is not a single-cell protocol data unit (see col. 4, lines 11-20, a block message that is too large to be transmitted as a single block of data is pre-segmented and a layer header is added).

Regarding Claim 14 Mazzola discloses a processor-readable medium containing processor-executable instructions for use in a processor comprising controller circuitry and first memory circuitry internal to the processor, the processor being connectable to second memory

Art Unit: 2616

circuitry external to the processor, the instructions when executed in the processor implementing the steps of:

determining for a given protocol data unit received by the processor whether the given protocol data unit is a single-cell protocol data unit(see col. 7, lines 29-34, the size of the data is compared to a predetermined maximum size limit of envelope field to determine whether once the protocol layer headers are added, the result PDU would be too large to send out from the source nodes a single data unit);

storing information characterizing the given protocol data unit in the first memory circuitry (see figure 1, section 14a and 14b) if the given protocol data unit is a single-cell protocol data unit (see col 3-4, lines 58-25, the memory buffer, stores the protocol control information which is added in the form of a header, the buffer contains a PDU big enough to be transmitted as single data unit); and

storing information characterizing the given protocol data unit in the second memory circuitry (see figure 1, section 14c, buffer pool) if the given protocol data unit is not a single-cell protocol data unit (see col. 4, lines 11-20, a block message that is too large to be transmitted as a single block of data is pre-segmented and a layer header is added).

## Response to Arguments

## Claim Rejections - 35 USC § 101

- 2. Claim 14 rejection under 35 U.S.C. 101 is withdrawn in view of applicant's amendment filed August 3, 2007.
- 3. Applicant's arguments filed August 3, 2007 have been fully considered but they are not persuasive.

In the remarks on pg. 6-7 of the amendment, the applicant contends that Mazzola does not teach or suggest "a first memory internal to the processor" and "a second memory external to the processor."

Examiner respectfully disagrees Mazzola teaches as shown in figure 1, section 10 is a processing node not a processor. The processor first memory comprised of sections 14a protocol

stack, and 14b stack manager, both 14a and 14b(dependant), is used for internally functions of the processor. Memory 14a, stores a stack of protocol layers, each layer representing the various task designated by the protocol, memory 14b, has programming for the stack manager, which is executed by the processor. The second memory is 14c (independent), the buffer pool, which is located in a third area externally to the processor. See rejection of Independent claims.

## Conclusion

4. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Mon Cheri S. Davenport whose telephone number is 571-270-1803. The examiner can normally be reached on Monday - Friday 8:00 a.m. - 5:00 p.m. EST.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Seema Rao can be reached on 571-272-3174. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 10/630,961

Art Unit: 2616

Page 7

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

MD/md October 1, 2007 SEEMÄ S. RAO 10 (19 SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2600